

Software-based Selective Voting for Dependable Coarse-Grained Reconfigurable Architectures against Soft Errors

Yohan Ko

Yonsei University
yohan.ko@yonsei.ac.kr

Kyoungwoo Lee

Yonsei University
kyoungwoo.lee@yonsei.ac.kr

Abstract

Coarse-Grained Reconfigurable Architectures or CGRAs are drawing significant attention since they promise both performances with parallelism and flexibility with reconfiguration. CGRA is in general composed of grid-based PEs (Processing Elements) and each PE consists of a FU (Functional Unit) and a few registers. CGRA is a promising alternative as an accelerator since this simple architecture can improve the performance massively by executing application loop kernels on PEs in parallel with the inherent efficacy of power consumption [5]. Soft errors or transient faults are becoming a serious design concern in embedded systems including CGRAs since soft error rate is increasing exponentially as technology scaling [1]. As the popularity of CGRA usages is increasing on many embedded applications such as human health systems, automobiles, airplanes, and data server systems [3], a single soft error may lead to catastrophic consequence, and even a human life. In order to make CGRAs robust against soft errors, several hardware-based techniques have been proposed, but they are expensive in terms of area, energy, and performance. Most of hardware based techniques modify existing architectures to implement redundancy based DMR (Dual Modular Redundancy) [2] and TMR [4] and they incur high costs in every design aspect. On the other hand, a recently proposed software-based technique with TMR (Triple Modular Redundancy) implemented on CGRAs incurs extreme overheads in terms of runtime and energy consumption mainly due to expensive voting mechanisms for the outputs from the triplication of every operation [6]. In this talk, we present selective voting mechanisms for efficient modular redundancy techniques in the datapaths on CGRAs. Our techniques selectively vote the results at synchronous operations rather than every operation in order to reduce the expensive performance overhead from the software-based voting mechanism. We also present an optimization technique to further improve the runtime and the energy consumption by minimizing synchronous operations where voting mechanism needs to be applied. Our experimental results demonstrate that our selective voting based TMR technique with our optimization on CGRAs can improve the runtime by 41.0% and the energy consumption by 26.2% on average over benchmarks as compared to the recently proposed software-based TMR technique with the full voting. Fur-

ther, our selective voting technique demonstrates the comparable fault coverage even though the number of votings is reduced as compared to TMR with the full voting. In order to analyze the fault coverage, we have implemented a framework for fault injection experiments. The average failure rate of full voting is 0.0025% and the average failure rate of selective voting 0.0030%. The difference of failure rate between two techniques is about 0.00056%p on average.

Categories and Subject Descriptors B.8.1 [Performance and Reliability]: Reliability, Testing, and Fault-Tolerance; C.4 [Computer Systems Organization]: Performance of Systems-Fault tolerance; D.3.4 [Programming Languages]: Processors-Code generation; Compilers; Optimization

General Terms Design, Performance, Reliability

Keywords CGRA, Soft Error, DMR, TMR, Reconfigurable Architecture, Selective Validation

Acknowledgments

This work was supported by the National Research Foundation of Korea(NRF) Grant funded by the Korean Government(MSIP)(NRF-2012R1A1A1015421). This work is an extended version of our previous paper published in the Proceedings of the IEEE International Conference on Application-specific Systems, Architectures and Processors (IEEE ASAP) 2013.

References

- [1] R. Baumann. Soft errors in advanced computer systems. *Design and Test of Computers*, 2005.
- [2] C. Engelmann, H. Ong, and S. L. Scott. The case for modular redundancy in large-scale high performance computing systems. In *Proceedings of the IASTED International Conference*, volume 641, page 046, 2009.
- [3] S. Jafri, S. Piestrak, O. Sentieys, and S. Pillement. Design of a fault-tolerant coarse-grained reconfigurable architecture: a case study. In *Quality Electronic Design (ISQED), 2010 11th International Symposium on*, pages 845–852, 2010.
- [4] F. Kastensmidt, L. Sterpone, L. Carro, and M. Reorda. On the optimal design of triple modular redundancy logic for SRAM-based FPGAs. In *Design, Automation and Test in Europe, 2005. Proceedings*, pages 1290–1295 Vol. 2, 2005.
- [5] Y. Kim, J. Lee, A. Shrivastava, and Y. Paek. Operation and data mapping for CGRAs with multi-bank memory. *SIGPLAN Not.*, 45(4): 17–26, Apr. 2010. ISSN 0362-1340. URL <http://doi.acm.org/10.1145/1755951.1755892>.
- [6] G. Lee and K. Choi. Thermal-aware fault-tolerant system design with coarse-grained reconfigurable array architecture. In *Adaptive Hardware and Systems (AHS), 2010 NASA/ESA Conference on*, pages 265–272, 2010.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

ESWEEK14, October 12–17, 2014, New Delhi, India.
Copyright © 2014 ACM 978-1-NNNN-NNNN-N/YY/MM...\$15.00.
<http://dx.doi.org/10.1145/nnnnnnn.nnnnnnn>